About FIR

Views:
 
     
 

Presentation Description

hi

Comments

Presentation Transcript

PowerPoint Presentation: 

FIR INTERPOLATION AND DECIMATION USING ADSP PROCESSOR

ABOUT THE PROJECT: 1/23/2012 TO GENERATE AN FIR INTERPOLATED AND DECIMATED SIGNAL USING AN ADSP21160 PROCESSOR(SIMILATION IN VISUAL DSP++5.0)

FILTERS: 

FILTERS In signal processing, a filter is a device or process that removes from a signal some unwanted component or feature This means removing some frequencies and not others in order to suppress interfering signals and reduce background noise. 1/23/2012

TYPES OF FILTERS: 

TYPES OF FILTERS CLASSIFICATION OF FILTERS : FILTERS CAN BE CLASSIFIED IN SEVERAL WAYS ANALOG & DIGITAL HIGH PASS ,LOW PASS, BAND PASS, BAND STOP, ALL PASS. IIR & FIR 1/23/2012

ANALOG AND DIGITAL FILTERS: 

ANALOG AND DIGITAL FILTERS ANALOG FILTERS APPLICATIONS: SEPERATION OF AUDIO SIGNAL FROM THE SIGNAL RECEIVED. THE SELECTION OF CHOSEN RADIO STATION AND REJECTION OF OTHERS IN THE TUNER DIGITAL FILTER APPLICATIONS: A DIGITAL FILTER IS A SYSTEM THAT PERFORM OPERATIONS ON SAMPLED, DTS TO ENHANCE CERTAIN ASPECTS. 1/23/2012

DIGITAL FILTERS: 

DIGITAL FILTERS CLASSIFICATIONS: IIR (INFINITE IMPULSE RESPONSE) FIR (FINITE IMPULSE RESPONSE) THESE CAN BE AGAIN CLASSIFIED AS HIGH PASS, LOW PASS, BAND STOP & BAND PASS FILTERS. 1/23/2012

Fir filter: 

Fir filter 1/23/2012

FIR OVER IIR: 

FIR OVER IIR ADVANTAGES OF FIR OVER IIR IIR filters are difficult to control and have no particular phase, whereas FIR filters make a linear phase always possible. IIR can be unstable, whereas FIR is always stable. IIR, when compared to FIR, can have limited cycles, but FIR has no limited cycles. They are suited to multi-rate applications. 1/23/2012

FIR BAND PASS: 

FIR BAND PASS BAND PASS FILTER A band-pass filter is a device that passes frequencies within a certain range and rejects (attenuates) frequencies outside that range. Optical band-pass filters are of common usage. 1/23/2012

Interpolation and decimation SAMPLING: 

Interpolation and decimation SAMPLING 1/23/2012

INTERPOLATION AND DECIMATION QUANTIZATION: 

INTERPOLATION AND DECIMATION QUANTIZATION 1/23/2012

INTERPOLATION AND DECIMATION INTERPOLATION: 

INTERPOLATION AND DECIMATION INTERPOLATION 1/23/2012

INTERPOLATION AND DECIMATION DECIMATION: 

INTERPOLATION AND DECIMATION DECIMATION 1/23/2012

ADANTAGES OF INTERPOLATED AND DECIMATED SIGNALS: 

ADANTAGES OF INTERPOLATED AND DECIMATED SIGNALS Telecommunications Image Processing Medicine 1/23/2012 Speech Processing Military

PROJECT: 

PROJECT NOW THE EXECUTION OF A FINITE IMPULSE RESPONSE INTERPOLATED AND DECIMATED SIGNAL USING KAISER WINDOW (WITH DIFFERENT CO EFFICIENTS) IS DONE IN VISUAL DSP SOFT WARE. 1/23/2012

PROJECT: 

PROJECT DSP PROCESSORS A Digital Signal Processor (DSP) is a specialized microprocessor with an architecture optimized for the fast operational needs of digital signal processing. 1/23/2012

PROJECT: 

PROJECT VARIOUS VENDORS IN DSP ANALOG DEVICES TEXAS INSTRUMENTS SEOUL SEMI CONDUCTORS FREE SCALE MICRO CHIP etc… 1/23/2012

PROJECT: 

PROJECT ANALOG DEVICES PROCESSORS BLACK FINN SHARC TIGER SHARC 1/23/2012

PROJECT: 

PROJECT SHARC PROCESSORS The name “SHARC” refers to a family of high-performance, 32-bit. Harvard Architecture. Floating-point processors. This can be used in speech, sound, graphics, and imaging applications. 1/23/2012

PROJECT: 

PROJECT SHARC (ADSP-21xxx) Processors: ADSP-21020 ADSP-21060 ADSP-21061 ADSP-21062 ADSP-21065 ADSP-21160 ADSP-21161 ADSP-21261 ADSP-21262 ADSP-21266 ADSP-21267 ADSP-21362 ADSP-21363 ADSP-21364 ADSP-21365 ADSP-21366 ADSP-21367 ADSP-21368 ADSP-21369 ADSP-21371 ADSP-21375 1/23/2012

PROJECT: 

PROJECT 1/23/2012

PROJECT: 

PROJECT SIMD (SINGLE INSTRUCTION MULTIPLE DATA): A type of parallel computing architecture. A single computer instruction perform the same identical action (retrieve, calculate, or store) simultaneously on two or more pieces of data . 1/23/2012

PROJECT: 

PROJECT KEY FEATURES OF SHARC PROCESSOR 80 MHz (12.5 ns) or 100 MHz (10 ns) core instruction rate. 400-ball 27X27mm PBGA package. 4 M bit on-chip dual-ported SRAM for independent access by core processor, host, and DMA. Host processor interface to 16- and 32-bit microprocessors 4 Giga word Address range for off-chip memory 1/23/2012

PROJECT: 

PROJECT The software used in our project is “VISUAL DSP++ 5.0” 1/23/2012

PowerPoint Presentation: 

1/23/2012

PowerPoint Presentation: 

1/23/2012

PowerPoint Presentation: 

1/23/2012

PowerPoint Presentation: 

1/23/2012

PowerPoint Presentation: 

1/23/2012

PowerPoint Presentation: 

1/23/2012

PowerPoint Presentation: 

1/23/2012

PowerPoint Presentation: 

1/23/2012

PowerPoint Presentation: 

1/23/2012

PowerPoint Presentation: 

1/23/2012

PowerPoint Presentation: 

1/23/2012

PowerPoint Presentation: 

1/23/2012

PowerPoint Presentation: 

1/23/2012

PowerPoint Presentation: 

1/23/2012

PowerPoint Presentation: 

1/23/2012

PowerPoint Presentation: 

1/23/2012

PowerPoint Presentation: 

1/23/2012

PowerPoint Presentation: 

1/23/2012

PowerPoint Presentation: 

DRK Institute of Science & Technology MINI-PROJECT SEMINAR RESULTS Input for Interpolation case 1/23/2012

PowerPoint Presentation: 

DRK Institute of Science & Technology MINI-PROJECT SEMINAR Output of Interpolation 1/23/2012

PowerPoint Presentation: 

DRK Institute of Science & Technology MINI-PROJECT SEMINAR Input for Decimation case 1/23/2012

PowerPoint Presentation: 

DRK Institute of Science & Technology MINI-PROJECT SEMINAR Output for Decimation 1/23/2012

PowerPoint Presentation: 

DRK Institute of Science & Technology MINI- PROJECT SEMINAR Therefore we can see that interpolation and decimation can be visualized in an integrated software environment through which we can make any necessary changes if needed and obtain the required results. It is an economical and time saving method. 1/23/2012 CONCLUSION

project: 

project Thank you 1/23/2012

project: 

project 1/23/2012 QUERRIES….????