Digital Radio Receiver

Views:
 
Category: Entertainment
     
 

Presentation Description

No description available.

Comments

Presentation Transcript

Digital Radio Receiver:

Digital Radio Receiver Amit Mane System Engineer

Introduction:

Introduction Virtually all digital receivers perform channel access using DDC The desired channel is translated using the digital mixer comprised of multipliers and DDS The sample rate is then adjusted to match the channel bandwidth CIC filter Two poly phase decimators

Introduction:

Introduction The functions performed in the system are Waveform synthesis (DDS) Complex multiplication Multirate filtering The overall sample rate change of the DDC is 120 The DDS mixer has a SFDR of 102 dB The data rate can be upto 208 MHz

Introduction:

Introduction Innovative DRR System requires One Quadia Two UWBs Number of channels implemented = 40

Complete System:

Complete System

Block diagram:

Block diagram

Digital Receiver Block Diagram:

Digital Receiver Block Diagram A 10 channels of I/Q @ 1.0833MSPS 16-bit Clock circuitry A/D 12-bit 130/208 MSPS A/D 12-bit 130/208 MSPS A B Clk CIC 30:1 NCO Mixer A/D Mux Registers A/D input select Mixer Freq Rev Code Status Gain Test 20 channels of I/Q @ 4.33 MSPS 32--bit J4 Link UWB 1 of 2 Command Channel 1 of 20 channels A/D Intf A/D Intf Gain PCI FPGA DDR RAM 16Mx16 DSP Quadia Logic 1 of 2 DSP CFIR 2:1 Overflow detect 1 of 20 channels Interrupts Interrupts Triggering Spectral invert Register Spectral Inversion 20-bit Test Mux Test Generator Test Mux Register Test Controls 2-bit Dual Queue VFIFO FIFO Register Rev Codes StatusRegister DCMs locked Clock DCM In = DSP1 EMIF Clk Out = DSP1 EMIF Clk Clock DCM In = DSP2 EMIF Clk Out = DSP2 EMIF Clk DSP1 Registers DSP2 Registers DRR FIFO Thresh J4 link Reset Data Flow Controller Overflow detect FIFO FIFO 10 channels of I/Q @ 1.0833MSPS 16-bit FIFO PFIR 2:1 Test Generator

UWB :

UWB

Filter Guide:

Filter Guide

MATLAB Development System:

MATLAB Development System

DDC Frequency Response:

DDC Frequency Response

MATLab SimuLink Development:

MATLab SimuLink Development MATLab and Simulink used with Xilinx System Generator Simulink gateways provide connection to physical hardware and connect with Framework Logic End-to-end simulation under MATLab JTAG link allows real hardware to be tested from MATLab environment System Generator links Xilinx tools for chip design

Using Simulink and System Generator:

Using Simulink and System Generator Simulink Block libraries are used to draw the system Innovative BSP provides blocks for UWB components Simulink blocks for DSP, data generation and viewing Xilinx System Generator links all blocks Starting a new design!

Simulink Libraries:

Simulink Libraries Board Support Package for CS includes hardware and signal processing components A/Ds, J4, DDCs ....

SimuLink Block Diagram:

SimuLink Block Diagram The top level design has the Xilinx System Generator block for integration with logic tools Top Level Design

Xilinx System Generator Integrates with Simulink:

Xilinx System Generator Integrates with Simulink Compiling and fitting the design is done directly from the Simulink environment

Design Using Simulink Blocks and Functions :

Design Using Simulink Blocks and Functions Large libraries of DSP and logic function may be directly used Drag-n-drop from Simulink libraries

Validating the Design:

Validating the Design Validate the design by including the hardware in the Simulink Hardware in the loop testing using JTAG Bit-true and cycle-true testing The Real Hardware Observe and analyze real data inside Simulink Flow data from Simulink through the hardware and back to Simulink

Design Testing using Simulink:

Design Testing using Simulink Run real-time or Simulink test data through the actual design Execution Control

VHDL Development Tools Flow:

VHDL Development Tools Flow

PowerPoint Presentation:

Quadia Application Logic Simulation

PowerPoint Presentation:

Multiple Channel on DSP 0 Ten Channels per DSP

PowerPoint Presentation:

Multiple Channel Operation DSP 0 DSP 1 DSP 2 DSP 3

PowerPoint Presentation:

Spectral Inversion Testing 32.51 MHz Input 32.52 MHz Tune fs = 129.843 MHz Before Spectral Inversion... 9.7 kHz

PowerPoint Presentation:

32.51 MHz Input 32.52 MHz Tune fs = 129.843 MHz After Spectral Inversion... Spectral Inversion Testing 531 kHz

PowerPoint Presentation:

Thank you !

authorStream Live Help